

# Space Radiation Effects On Low Power Advanced-Technology DRAMs

D.C. Shaw, (i. M. Swift and A. H. Johnston

Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109-8099  
(818) 354-9560, Fax (818) 393-4559, E-mail: david.c.shaw@jpl.nasa.gov

## Abstract

Space radiation effects on highly scaled low power memories have been investigated. Scaling and voltage reduction generally reduce the radiation tolerance of microelectronic components. Two distinct ionizing radiation degradation mechanisms contributing to component failure are presented. Also discussed are heavy ion data taken from highly scaled DRAMs that show new hard error effects that are expected to become worse as devices are scaled further.

## Space Radiation Effects on VLSI Devices

Integrated circuits are continuing to advance rapidly. Several manufacturers have 1Gb DRAMs in development [1,2] and there have been several recent studies on alternative CMOS scaling approaches for low power circuits [3,4]. This continued advancement in scaling and circuit density also impacts the performance of advanced devices in space which are required to operate after exposure levels of 20-100 krad(Si).

Effects of scaling on the ability of CMOS integrated circuits to withstand ionizing radiation have been investigated for some time. [5-8]. For example, when gate oxides are thinned, there is a general reduction in radiation-induced threshold voltage shift. This threshold voltage shift generally follows a  $t_{ox}^2$  relationship [5,8]. The benefit of thinning gate oxides is clear, but these gains can be offset by changes in circuit design and internal operating margins which are necessary to circuits designed with highly scaled devices.

Even though the gate oxide is thinned, field oxides are still relatively thick (100's of nm) and field oxide inversion is often the dominant mechanism for total ionizing dose (TID) failure. Reducing the operating voltage of CMOS circuits below 5 volts can have beneficial effects, but there are inevitable trade-offs in circuit operational and radiation performance. Reduction in noise margins as scaling increases may result in early total dose failure in highly scaled devices.

As device geometries are scaled down, device dimensions are scaled by differing factors. Polysilicon and silicon oxide layers must be thinned to maintain performance [9]. As MOS transistor gate lengths are reduced to below 0.8  $\mu$ m, the supply voltage must be reduced to avoid hot carrier reliability issues. The rapid advance in DRAM density makes this technology a good choice as a test vehicle for studying the effects of increased density and reduction in supply voltage on the radiation response of highly scaled devices.

## New Results for Low-Voltage and Scaled Devices

Figure 1 shows standby supply current as a function of dose for several high density DRAMs including a 64Mb 3.3V fast page mode DRAM. Two classes of behavior can be seen. The rapid degradation

The work described in this paper was carried out by the Jet Propulsion Laboratory, California Institute of Technology, under contract with the National Aeronautics and Space Administration under the NASA Code 0 Microelectronics Space Radiation Effects Program (MSREP).




Figure 1.  $I_{standby}$  vs. ionizing dose for several DRAMs including a 64Mb fast page mode 3.3V DRAM. Note the large increase in supply current at 5 and 15 krad(Si) vs the gradual degradation exhibited by the 3.3V 16Mb DRAM.

of current exhibited by three of the devices in Figure 1 (curves with large increases at 5 and 15 krad(Si)) can be explained by trapped charge in the field oxide where huge parasitic leakage paths can be developed. Another class of ionizing radiation degradation is seen where supply current gradually increases with radiation and it is characterized by the fourth curve in Figure 1. In these cases, device failure may occur due to gate oxide ionization damage, which shifts the subthreshold characteristics of the DRAM memory cell access transistors. An example of the subthreshold curves after various radiation doses for an n-FET from a 3.6V DRAM process is shown in Figure 2. Note that  $V_t$  shifts negatively and eventually develops large-parasitic leakage paths at the high-dose of 55 krad(Si).




Figure 2. Subthreshold Characteristics for a 3.6V DRAM cell access transistor. Note the large parasitic leakage that has developed at 55 krad(Si).

The change in subthreshold leakage also causes retention time to decrease with radiation. Figure 3 shows retention time data for the 10% of the bits with the shortest retention times for two 16Mb DRAMs. Mean retention time decreases significantly with increasing levels of radiation, but first bit retention times are less affected. The distribution of retention times is determined by a number of factors including statistical variations in the threshold voltage and operating margins of the individual cells. The times were measured at 40°C and would be much shorter at higher temperatures.




Figure 3. Percentage of bit failure vs. retention time for two 16Mb DRAMs. Note that much larger shifts occur at higher percentages than at low percentages.

### Heavy Ion Effects in High-Density Low Voltage DRAMs

A heavy ion (from alpha particles on up) strike creates a dense track of electrons and holes; thus the net effect of radiation damage from heavy ions increases as feature-size is reduced to the point that it is comparable in size to the diameter of the ion track. Three main categories of single ion-induced (or "single event") effects are (1) the upset of storage elements, (2) dielectric breakdown, and (3) localized dose damage or "microdose."

When device dimensions are reduced to the point where the area of the microdose created by a single particle is comparable to the active gate region, it is possible for the localized damage from a single interaction to affect an individual MOS transistor. Such effects were unimportant for devices with feature sizes above 1.0  $\mu\text{m}$  because several heavy ions would have to strike the gate region in order to cause sufficient damage, which has low statistical probability. The localized residual in dose damage lasts for some time, but may partially anneal with time and/or elevated temperature. Microdose damage has been definitively observed [10,11] in devices with feature sizes < 0.8  $\mu\text{m}$ , demonstrating that feature sizes are now small enough for microdose to be a significant and increasing problem.

Retention time is a useful tool in the study of microdose effects in DRAMs. Figure 4 shows retention time distributions for two 4Mb DRAMs with two different feature sizes from the same manufacturer. Ions with moderately dense ionization tracks cause a distribution of retention time reductions based on the statistical nature of the nearness of the strike to sensitive gate regions and the charge trapping process. Note that the smaller feature size device is more affected, as expected. As feature size is further reduced, the deposited microdose from a given ion

species and energy increases and the number of ions capable of a given dose increases rapidly.




Figure 4. Retention time data after heavy ion irradiation showing the microdose effect on DRAMs with two feature sizes from the same manufacturer.

### Future Trends

Although some improvement in total dose hardness is expected from reduction in gate oxide thickness, test results show that scaling does not consistently improve radiation response for conventional total dose environments. The underlying reasons are field oxide inversion, because field oxides do not scale with other device dimensions, and internal operating margins, which are lower for highly scaled devices. For single event effects, one can expect reduced device performance due to transistor subthreshold leakage (microdose) and ion-induced gate rupture. Experimental data show that as device size approaches heavy ion track diameters, single ion strikes are more capable of seriously disrupting memory cell performance in space applications. The microdose problem will become more severe as devices are scaled further, and will become important for other types of VLSI devices as well as memories.

### References

- [1] T. Sugibayashi, et al., "A1Gb DRAM for file applications," IEEE International Solid-State Circuits Conference, Dig. of Tech. Papers, 254-255 (1995).
- [2] M. Horiguchi, et al., "An experimental 220MHz 1Gb DRAM," IEEE International Solid-State Circuits Conference, Dig. of Tech. Papers, 252-253 (1995).
- [3] K. Itoh, K. Sasaki, and Y. Nakagome, "Trends in low-power SRAM circuit technologies," IEEE Symposium on Low Power Electronics, Dig. of Tech. Papers, 84-87 (1994).
- [4] Z. Chen, et al., "CMOS technology scaling for low voltage low power applications," IEEE Symposium on Low Power Electronics, Dig. of Tech. Papers, 56-57 (1994).
- [5] M. R. Shaneyfelt, et al., "Effects of device scaling and geometry on MOS radiation hardness assurance," IEEE Trans. Nucl. Sci., NS-39, 1678-1685 (1993).
- [6] J. Scarpulla, et al., "Gate oxide dependence of the radiation-produced charges in threshold voltage, mobility, and interface state density in bulk CMOS," IEEE Trans. Nucl. Sci., NS-39, 1990-1997 (1992).
- [7] J. W. Schrankler, et al., "CMOS scaling implications for total dose radiation," IEEE Trans. Nucl. Sci., NS-32, 3988-3990 (1985).
- [8] J. G. Fossum, G. F. Derbenwick, and B. I. Gregory, "Design optimization of radiation-hardened CMOS integrated circuits," IEEE Trans. Nucl. Sci., NS-22, 2208-2213 (1975).
- [9] W. Lee, et al., "Design methodology and size limitations of submicrometer MOSFETs for DRAM applications," IEEE Trans. Electron Devices, ED-35, 1876 (1988).
- [10] G. M. Swift, D. J. Padgett, and A. H. Johnston, "A new class of single event hard errors," IEEE Trans. Nucl. Sci., NS-41, 2043-2048 (1994).
- [11] T. R. Olham, K. W. Bennett, "Total dose failures in advanced electronics from single ions," IEEE Trans. Nucl. Sci., NS-40, 1820-1830 (1993).